Search
Upload
Modify/Delete

flag more
language Engilsh
language 中文
language 한국어
language Deutsch
language 日本語
language Русский
language Español
language Français
language Italiano
language Português
language polski
language Tiếng Việt
menu
menu_close
Join

Search
Upload
Modify/Delete

menu_language Engilsh
menu_language 中文
menu_language 한국어
menu_language Deutsch
menu_language 日本語
menu_language Русский
menu_language Español
menu_language Français
menu_language Italiano
menu_language Português
menu_language polski
menu_language Tiếng Việt
DM74LS112AN Search results
Supplier
MAINtron Electronics Limited. Renxim Electronic Limited. RENXIM Electronics Co.,Ltd. MAINtron Electronics Co.,Ltd. SemiLex Electronics Inc. Microtranik,Components,Inc. RENXIM Electronics Inc ANRIC Int'l Electronics Limited Semilex Electronics Timicomm Electronics Limited IC INTERNATIONAL TRADING CO. Transcrui Microcircuit Corporation Evatronix(HK) Electronics Trade Inc IC Agent Electronics Ins ANRIC ELECTRONICS CO.,LTD. Microtranik+Components SINLIN Electronics SINLIN ELECTRONICS LIMITED Authorized Distributor Microtranik_Components.,Inc TIMICOMM ELECTRONICS LIMITED UnitronixElectronics LEOSNA IC TRADING CO. SANKEY SHARE CO.,LIMITED IC Trading Company AgreeTechnology(HK)Co.,Ltd
Premium B
Total: 2
( 1/1 Page)
info
IC Agent Electronics Ins
USA
Kevin@ic-agent.com
Part # Mfg Datasheet Description Q'ty Datacode Location Reg Date RFQ
DM74LS112AN See all 3 items FAIRCHILD/ DM74LS112AN datasheet DIP 135200 2020+ Instock 26-09-20
Inquiry
DM74LS112AN inquiry
DM74LS112AN FCS DM74LS112AN@@@@@@@@@@@@@@@@@@@ datasheet DIP 135200 2020+ Instock 26-09-20
Inquiry
DM74LS112AN@@@@@@@@@@@@@@@@@@@ inquiry
1
DM74LS112AN Datasheet
Mfg Part # Datasheet Description
logo
Fairchild Semicondu...
DM74LS112AN FAIRCHILD-DM74LS112AN Datasheet
52Kb/5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
logo
National Semiconduc...
DM74LS112AN NSC-DM74LS112AN Datasheet
102Kb/3P
   DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS